**Integration Manual**

**For**

**‘MotCurrRegVltgLimr’**

**VERSION: 1.0**

**DATE: 26-May-2015**

**Prepared By:**

**Selva Sengottaiyan**

**Nexteer Automotive,**

**Saginaw, MI, USA**

**Revision History**

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Sl. No.** | **Description** | **Author** | **Version** | **Date** |
| 1 | Initial version | Selva Sengottaiyan | 1.0 | 4-June-2015 |
|  |  |  |  |  |

**Table of Contents**

[1 Abbrevations And Acronyms 4](#_Toc421202761)

[2 References 5](#_Toc421202762)

[3 Dependencies 6](#_Toc421202763)

[3.1 SWCs 6](#_Toc421202764)

[3.2 Global Functions(Non RTE) to be provided to Integration Project 6](#_Toc421202765)

[4 Configuration REQUIREMeNTS 7](#_Toc421202766)

[4.1 Build Time Config 7](#_Toc421202767)

[4.2 Configuration Files to be provided by Integration Project 7](#_Toc421202768)

[4.3 Da Vinci Parameter Configuration Changes 7](#_Toc421202769)

[4.4 DaVinci Interrupt Configuration Changes 7](#_Toc421202770)

[4.5 Manual Configuration Changes 7](#_Toc421202771)

[5 Integration DATAFLOW REQUIREMENTS 8](#_Toc421202772)

[5.1 Required Global Data Inputs 8](#_Toc421202773)

[5.2 Required Global Data Outputs 8](#_Toc421202774)

[5.3 Specific Include Path present 8](#_Toc421202775)

[6 Runnable Scheduling 9](#_Toc421202776)

[7 Memory Map REQUIREMENTS 10](#_Toc421202777)

[7.1 Mapping 10](#_Toc421202778)

[7.2 Usage 10](#_Toc421202779)

[7.3 Non RTE NvM Blocks 10](#_Toc421202780)

[7.4 RTE NvM Blocks 10](#_Toc421202781)

[8 Compiler Settings 11](#_Toc421202782)

[8.1 Preprocessor MACRO 11](#_Toc421202783)

[8.2 Optimization Settings 11](#_Toc421202784)

[9 Appendix 12](#_Toc421202785)

# Abbrevations And Acronyms

|  |  |
| --- | --- |
| **Abbreviation** | **Description** |
| DFD | Design functional diagram |
| MDD | Module design Document |
|  |  |
|  |  |

# References

This section lists the title & version of all the documents that are referred for development of this document

|  |  |  |
| --- | --- | --- |
| **Sr. No.** | **Title** | **Version** |
| 1 | FDD – SF105A\_MotCurrRegVltgLimr\_Design | See Synergy sub project version |
| 2 | Software Naming Conventions | Process 4.00.00 |
| 3 | Software Design and Coding Standards | Process 4.00.00 |
|  |  |  |
|  |  |  |

# Dependencies

## SWCs

|  |  |
| --- | --- |
| **Module** | **Required Feature** |
| **None** |  |

## Global Functions(Non RTE) to be provided to Integration Project

None

# Configuration REQUIREMeNTS

## Build Time Config

|  |  |  |
| --- | --- | --- |
| **Modules** | **Notes** |  |
| **None** |  |  |

## Configuration Files to be provided by Integration Project

None

## Da Vinci Parameter Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Parameter** | **Notes** | **SWC** |
| **None** |  |  |

## DaVinci Interrupt Configuration Changes

|  |  |  |  |
| --- | --- | --- | --- |
| **ISR Name** | **VIM #** | **Priority Dependency** | **Notes** |
| **None** |  |  |  |

## Manual Configuration Changes

|  |  |  |
| --- | --- | --- |
| **Constant** | **Notes** | **SWC** |
| **None** |  |  |

# Integration DATAFLOW REQUIREMENTS

## Required Global Data Inputs

Refer DataDict.m file in the FDD

## Required Global Data Outputs

Refer DataDict.m file file in the FDD

## Specific Include Path present

Yes

# Runnable Scheduling

This section specifies the required runnable scheduling.

|  |  |  |
| --- | --- | --- |
| **Init** | **Scheduling Requirements** | **Trigger** |
| **MotCurrRegVltgLimrInit1** | None | Init |

|  |  |  |
| --- | --- | --- |
| **Runnable** | **Scheduling Requirements** | **Trigger** |
| **MotCurrRegVltgLimrPer1** |  | Motor Control ISR\*2 |

# Memory Map REQUIREMENTS

## Mapping

|  |  |  |
| --- | --- | --- |
| **Memory Section** | **Contents** | **Notes** |
| **MotCtrl\_START\_SEC\_CODE** | Code section for Motor Control scheduled functions |  |
|  |  |  |

\* Each …START\_SEC… constant is terminated by a …STOP\_SEC… constant as specified in the AUTOSAR Memory Mapping requirements.

## Usage

|  |  |  |
| --- | --- | --- |
| **Feature** | **RAM** | **ROM** |
| **<Memmap usuage info>** |  |  |

Table : ARM Cortex R4 Memory Usage

## Non RTE NvM Blocks

|  |
| --- |
| **Block Name** |
| **None** |

## RTE NvM Blocks

|  |
| --- |
| **Block Name** |
| **none** |

# Compiler Settings

## Preprocessor MACRO

None.

## Optimization Settings

None

# Appendix

*None*